Taiwan Semiconductor Manufacturing Co (TSMC, 台積電) on Saturday said that it would hold a ceremony on Thursday to mark the beginning of mass production using its 3-nanometer process.
The company is to mark the placing of the final beam at its Fab 18 in the Southern Taiwan Science Park (南部科學園區) in Tainan.
It would also detail its plans for expanding 3-nanometer production at the facility in the coming years, TSMC said.
Photo: Lam Yik Fei, Bloomberg
The fab currently mass produces chips using the 5-nanometer process.
It is unusual for TSMC to hold a ceremony to mark the beginning of commercial production of a new technology.
Analysts have said that the ceremony aims to announce TSMC’s intention to continue using Taiwan as a hub for research and development (R&D) and production, despite its overseas investments.
Speculation has risen that the company could relocate its production and R&D centers to the US.
The rumors arose after TSMC on Dec. 6 said at a tool-in ceremony for its 12-inch wafer plant in Phoenix, Arizona, that it would increase its planned US$12 billion investment there to US$40 billion to build a 3-nanometer fab by 2026, in addition to its planned 4-nanometer plant due to be completed in 2024.
The concerns intensified after TSMC sent a large group of Taiwanese engineers to support the Arizona plant, raising investors’ fears that the move could undermine the firm’s base in Taiwan.
The planned Arizona plants are expected to produce more than 600,000 wafers a year, TSMC has said.
Last week, TSMC chief executive officer C.C. Wei (魏哲家) told a forum held by the Mount Jade Global Science and Technology Association in Taipei that there was “no chance” that a single wafer fab would give a location a technical advantage over other semiconductor manufacturing sites.
TSMC plans to start mass producing chips using the N3E process next year. The process is based on the 3-nanometer technology and produces more efficient chips with a better yield rate.
The company is also developing a more sophisticated 2-nanometer process and plans to build a 2-nanometer fab in Hsinchu, with mass production scheduled to begin in 2025.
The 3-nanometer process uses 16-nanometer fin field-effect transistor technology, which is a 3D transistor structure that allows a chip to run faster using the same amount of energy or to run at the same speed on reduced power.
Chips made using the technology are 10 to 15 percent faster and 25 to 30 percent more energy-efficient than those produced with the 5-nanometer process, whose mass production started last year.
Apple Inc and Intel Corp are expected to place orders for chips made with TSMC’s 3-nanometer process, analysts have said.
The 2-nanometer process would be the first technology in which TSMC employs a gate-all-around structure, which reduces undesirable variability and mobility loss, making the technology the most competitive and efficient on the market, the company has said.
Early this month, Wayne Wang (王永壯), director general of the Hsinchu Science Park Bureau, said TSMC has plans to build a 1-nanometer process fab in the Longtan (龍潭) section of the Hsinchu Science Park (新竹科學園區).
TSMC has yet to confirm Wang’s announcement.
Nvidia Corp’s demand for advanced packaging from Taiwan Semiconductor Manufacturing Co (TSMC, 台積電) remains strong though the kind of technology it needs is changing, Nvidia CEO Jensen Huang (黃仁勳) said yesterday, after he was asked whether the company was cutting orders. Nvidia’s most advanced artificial intelligence (AI) chip, Blackwell, consists of multiple chips glued together using a complex chip-on-wafer-on-substrate (CoWoS) advanced packaging technology offered by TSMC, Nvidia’s main contract chipmaker. “As we move into Blackwell, we will use largely CoWoS-L. Of course, we’re still manufacturing Hopper, and Hopper will use CowoS-S. We will also transition the CoWoS-S capacity to CoWos-L,” Huang said
Nvidia Corp CEO Jensen Huang (黃仁勳) is expected to miss the inauguration of US president-elect Donald Trump on Monday, bucking a trend among high-profile US technology leaders. Huang is visiting East Asia this week, as he typically does around the time of the Lunar New Year, a person familiar with the situation said. He has never previously attended a US presidential inauguration, said the person, who asked not to be identified, because the plans have not been announced. That makes Nvidia an exception among the most valuable technology companies, most of which are sending cofounders or CEOs to the event. That includes
TARIFF TRADE-OFF: Machinery exports to China dropped after Beijing ended its tariff reductions in June, while potential new tariffs fueled ‘front-loaded’ orders to the US The nation’s machinery exports to the US amounted to US$7.19 billion last year, surpassing the US$6.86 billion to China to become the largest export destination for the local machinery industry, the Taiwan Association of Machinery Industry (TAMI, 台灣機械公會) said in a report on Jan. 10. It came as some manufacturers brought forward or “front-loaded” US-bound shipments as required by customers ahead of potential tariffs imposed by the new US administration, the association said. During his campaign, US president-elect Donald Trump threatened tariffs of as high as 60 percent on Chinese goods and 10 percent to 20 percent on imports from other countries.
INDUSTRY LEADER: TSMC aims to continue outperforming the industry’s growth and makes 2025 another strong growth year, chairman and CEO C.C. Wei says Taiwan Semiconductor Manufacturing Co (TSMC, 台積電), a major chip supplier to Nvidia Corp and Apple Inc, yesterday said it aims to grow revenue by about 25 percent this year, driven by robust demand for artificial intelligence (AI) chips. That means TSMC would continue to outpace the foundry industry’s 10 percent annual growth this year based on the chipmaker’s estimate. The chipmaker expects revenue from AI-related chips to double this year, extending a three-fold increase last year. The growth would quicken over the next five years at a compound annual growth rate of 45 percent, fueled by strong demand for the high-performance computing